#### PATENT

# IN THE UNITED STATES PATENT AND TRADEMARK OFFICE BEFORE THE BOARD OF PATENT APPEALS AND INTERFERENCES

In re Application of Daniel Timmermans

For PROTECTION AGAINST POWER

ANALYSIS ATTACKS

Serial No. 10/587,727

Filed July 26, 2006

Art Unit 2431

Examiner Zia, Syed

Att. Docket No. NL040060US1

Confirmation No. 1413

### APPEAL BRIEF

Mail Stop Appeal Brief Patents Commissioner for Patents P.O. Box 1450

Alexandria, Virginia 22313-1450

Customer No. 65913

Sir:

This Appeal Brief is submitted in support of the Notice of Appeal filed July 30, 2010.

### I. REAL PARTY IN INTEREST

The party in interest is NXP B.V., by way of an Assignment recorded at Reel 019719, Frame 0843,

Following are identified any prior or pending appeals, interferences or judicial proceedings, known to Appellant, Appellant's representative, or the Assignee, that may be related to, or which will directly affect or be directly affected by or have a bearing upon the Board's decision in the pending appeal:

NONE.

### III. STATUS OF CLAIMS

Claims 1-8 and 10-16 are on appeal.

Claims 1.8 and 10.22 are pending.

Claims 1-8 and 10-16 are rejected.

Claim 9 is canceled.

Claims 17-22 are objected to.

### IV. STATUS OF AMENDMENTS

All Amendments have been entered.

## V. SUMMARY OF CLAIMED SUBJECT MATTER

Independent claim 1 recites "an electronic circuit for cryptographic processing, comprising: a first combinatorial logical circuit [Fig. 1: 101], having an input, arranged

to perform a first set of logical operations on an input data [Fig. 1: 129] at the input and to produce a corresponding first output data [Fig. 1: 119], the first output data [Fig. 1: 119]having a first functional relation to the input data [Fig. 1: 129] for said input data [Fig. 1: 129] within a given range, and a second combinatorial logical circuit [Fig. 1: 103], having an input, arranged to perform a second set of logical operations on an input data [Fig. 1: 129] at said input and to produce a corresponding second output data [Fig. 1: 121], the second output data [Fig. 1: 121] having a second functional relation to the input data [Fig. 129:], said second functional relation identical to said first functional relation for said input data [Fig. 1: 129] within said given range, wherein the first set of logical operations is different from the second set of logical operations, and a selector [Fig. 1: 111] for receiving a given input data and dynamically selecting from among the first combinatorial logical circuit [Fig. 1:101] for performing the first set of logical operations on the given input data and the second combinatorial logical circuit [Fig. 1: 103] for performing the second set of logical operations on the given input data [ and producing output data [Fig. 1: 131], and wherein the selecting includes inputting the given input data to the input of the selected one of the first [Fig. 1: 101] and second [Fig. 1: 103] combinatorial logical circuits and outputting a selected first cryptographic processing output [Fig. 1: 131], the selected first cryptographic processing output [Fig. 1: 131] being the output of the selected one of the first [Fig. 1: 101] and second [Fig. 1: 103] combinatorial logical circuits."

Independent claim 5 recites: "An electronic circuit for cryptographic processing, comprising: a combinatorial logical circuit to perform logical operations on input data and to produce an output data, a storage circuit for storing the output data produced by the combinatorial logical circuit, wherein the storage circuit comprises a first encoding means [Fig. 4: 403] for encoding the output data into a first encoded output data [Fig. 4: 427], a storage element [Fig. 4: 401] for retrievably storing the first encoded output data [Fig. 4: 427], a corresponding first decoding means [Fig. 4: 405], arranged for decoding the first encoded output data [Fig. 4: 427] into said output data [Fig. 4: 431] after retrieving the first encoded output data [Fig. 4: 427] from the storage element [Fig. 4: 401], and wherein the electronic circuit is arranged to dynamically control the activation of the first encoding means [Fig. 4: 403] and the corresponding first decoding means [Fig. 4: 405]."

Independent claim 10 recites: "A method of processing cryptographic data, comprising: using a set of logical operations for processing input data and producing output data, storing the output data in a storage element, wherein the storing comprises: encoding [Fig. 4: 403] the output data into an encoded output data [Fig. 4: 427], storing the encoded output data [Fig. 4: 427] in the storage element [Fig. 4: 401], retrieving the encoded output data [Fig. 4: 427] from the storage element [Fig. 4: 401], decoding [Fig. 4: 405] the encoded output data [Fig. 4: 427] retrieved from the storage element [Fig. 4: 405] and dynamically controlling the encoding [Fig. 4: 403] of the

output data into an encoded output data [Fig. 4: 427] and the corresponding decoding [Fig. 4: 405] of the encoded output data [Fig. 4: 427] retrieved from the storage element [Fig. 4: 401]."

Independent claim 16 recites: "A method of processing cryptographic data, comprising: generating a mode signal having one of a given plurality of states; receiving a given input data and generating a cryptographic processed data output, said generating including: generating a first input data, wherein the first input data is a selected one of a mask of the given input data and a not mask of the given data, the selection based on the state of the mode signal; generating a second input data, wherein the second input data is the other of the mask of the given input data and the not mask of the given data, performing a first set of logical operations [Fig. 3: 319] on the first input data to generate a first output data, the first set of logical operations [Fig. 3: 319] embodying a given input output function, performing a second set of logical operations [Fig. 3: 321] on the second input data to generate a second output data, the second set of logical operations [Fig. 3: 321] being different than the first set of logical operations [Fig. 3: 319] and the second set of logical operations [Fig. 3: 321] embodying the same given input output function, and merging [Fig. 3: 317] the first output data and the second output data to generate the cryptographic data output [Fig. 3: 333]; repeating said generating a mode signal to have a different one of the given plurality of states; and repeating said receiving a given input data and generating a cryptographic processed data output."

Dependent claim 2 recites: "a third combinatorial logical circuit [Fig. 5: 511], having an input, arranged to perform a third set of logical operations on an input data [Fig. 5: 569] at said input and to produce a corresponding third output data, the third output data having a third given functional relation to said input data [Fig. 5: 569] for input data [Fig. 5: 569] within a given range, and a fourth combinatorial logical circuit [Fig. 5: 513], having an input, arranged to perform a fourth set of logical operations on an input data [Fig. 5: 569] at said input and to produce a corresponding fourth output data, the fourth output data having a fourth functional relation to said input data [Fig. 5: 569 identical to said given third functional relation, wherein the third set of logical operations is different from the fourth set of logical operations, and a selector [Fig. 5: 563] for receiving said selected first cryptographic processing output data and dynamically selecting from among the third combinatorial logical circuit [Fig. 5: 511] and the fourth combinatorial logical circuit [Fig. 5: 513] for performing logical operations on the selected first cryptographic processing output data and producing a second output cryptographic processing data, and wherein said selecting includes inputting the selected first cryptographic processing output data to the input of the selected one of the third [Fig. 5: 511] and fourth [Fig. 5: 513] combinatorial logical circuits."

Dependent claim 3 recites: "a selection circuit [Fig. 5: 563] for generating a

selecting signal to select one combinatorial logical circuit from among the first [Fig. 5: 507] and second [Fig. 5: 509] combinatorial logical circuits, a splitter circuit [Fig. 5: 543] for inputting the given input data [Fig. 5: 569] to one of the first [Fig. 5: 507] and second [Fig. 5: 509] combinatorial logical circuits, depending on the selecting signal, a merger circuit [Fig. 5: 553] for outputting data from one of the first [Fig. 5: 507] and second [Fig. 5: 509] combinatorial logical circuits, depending on the selecting signal."

Dependent claim 4 recites: "a timing circuit [Fig. 4: 423] to determine the points in time at which the selection circuit [Fig. 4: 421] generates the selecting signal to select one of the first [Fig. 4: 403] and second [Fig. 4: 407] combinatorial logical combinatorial logical circuits."

Dependent claim 6 recites: "a second encoding means [Fig. 4: 407] for encoding the output data into a second encoded output data for storing in the storage element [Fig. 4: 401], a corresponding second decoding means [Fig. 4: 409], arranged for decoding the second encoded output data into said output data after retrieving the second encoded output data from the storage element [Fig. 4: 401], wherein the encoding of the first output data is different from the encoding of the second output data, and wherein the electronic circuit is further arranged to generate a selecting signal to dynamically select from among the first encoding means [Fig. 4: 403] and its corresponding first decoding means [Fig. 4: 405] and the second encoding means [Fig. 4: 407] and its corresponding second decoding means [Fig. 4: 409], for encoding and

decoding of the output data."

Dependent claim 7 recites: "a timing circuit [Fig. 4: 423] to determine the points in time at which the electronic circuit selects one from among the first [Fig. 4: 403] and second [Fig. 4: 407] encoding means and corresponding first [Fig. 4: 405] and second [Fig. 4: 409] decoding means."

Dependent claim 12 recites: "a first mask circuit [Fig. 1: 113] for selectively masking and not masking, based on the signal, the given input data [Fig. 1: 129] for input to the first combinatorial logical circuit [Fig. 1: 101], and a second mask circuit [Fig. 1: 115] for selectively masking and not masking, based on the signal, the given input data [Fig. 1: 129] for input to the second combinatorial logical circuit [Fig. 1: 103]."

Dependent claim 13 recites: "a first mask circuit [Fig. 1: 113] to selectively mask and not mask, based on the signal, the given input data [Fig. 1: 129] and to input the selected masked and not masked given input data to the first combinatorial logical circuit [Fig. 1: 101], and a second mask circuit [Fig. 1: 115] to selectively mask and not mask, based on the signal, to input the selected masked and not masked given input data [Fig. 1: 129] to the second combinatorial logical circuit [Fig. 1: 103]."

Dependent claim 15 recites: "wherein the selector [Fig. 1: 111] includes an OR merger circuit [Fig. 1: 109] to receive the output of the first combinatorial logical circuit [Fig. 1: 101] and to receive the output of the second combinatorial logic circuit [Fig. 1:

Application No: 10/587,727 Docket No: NL040060US1

103], and to output, as the selected output [Fig. 1: 131], a logical OR of the output of the first combinatorial logical circuit [Fig. 1: 101] and the output of the second combinatorial logic circuit [Fig. 1: 103]."

# VI. GROUNDS OF REJECTION TO BE REVIEWED ON APPEAL

The following grounds of rejection are presented for review:

A. On pages 4-9, the final Office Action rejects claims 1-8 and  $10\cdot16$  under 35 U.S.C. § 102(e) as allegedly anticipated by Pub. No. US2005/0089060 to Vergnes ("Vergnes").

#### VII. ARGUMENT

# A. Rejection of Claims 1-8 and 10-16 Under 35 U.S.C. § 102(e)

The final Office Action dated April 30, 2010, rejects claims 1-8 and 10-16 under 35 U.S.C. § 102(e) as allegedly anticipated by Vergnes.

The test for anticipation under section 102 is whether each and every element as set forth in the claim is found, either expressly or inherently described, in a single prior art reference. Verdegaal Bros. v. Union Oil Co. of California, 2 USPQ2d 1051, 1053 (Fed. Cir. 1987); MPEP §2131. The identical invention must be shown in as complete detail as is contained in the claim. Richardson v. Suzuki Motor Co., 9 USPQ2d 1913, 1920 (Fed. Cir. 1989); MPEP §2131. The elements must also be arranged as required by the claim. In re Bond, 15 USPQ2d 1566 (Fed. Cir. 1990).

"A claim is anticipated only if <u>each and every element</u> as set forth in the claim is found, either expressly or inherently described, in a single prior art reference." Verdegaal Bros. v. Union Oil Co. of California, 814 F.2d 628, 631 (Fed. Cir. 1987). Here, Appellant respectfully submits that Vergnes fails to provide "each and every element" recited by the claims.

### Independent Claims 1, 5, and 8

Independent claim 1 recites "a <u>first</u> combinatorial logical circuit," "a <u>second</u> combinatorial logical circuit," and "a <u>selector</u>" (emphasis added). Similar subject matter appears in claims 5 and 8. Appellant respectfully submits that Vergnes fails to

disclose, suggest, or teach this subject matter.

The Office Action fails to directly address any of this subject matter, instead listing a series of figure and paragraph numbers from Vergnes without any further explanation. No details are provided, so the Office Action clearly does not show the identical invention in as complete detail as is contained in the claim. Thus, the Office Action fails to comply with the anticipation standard for 35 U.S.C. § 102(e).

Second, the Office Action ignores the recited subject matter of having "the first set of logical operations is different from the second set of logical operations." Even if Vergnes has "combinatorial circuits 412," there is no disclosure in Vergnes that these circuits have different logical operations.

Third, Vergnes does not have first and second combinationorial circuits operating in parallel on the same input data. Instead, the combinatorial circuits of Vergnes are arranged in series, with combinatorial circuit 412·2 receiving manipulated input from combinatorial circuit 412·1. See paragraph [0033] of Vergnes. Because these combinatorial circuits are arranged in series instead of in parallel, a selector could not function on these circuits in the recited manner.

### Independent Claim 10

Independent claim 10 recites "dynamically controlling the encoding of the output data into an encoded output data and the corresponding decoding of the encoded output data retrieved from the storage element" (emphasis added). Appellant respectfully

submits that Vergnes fails to disclose, suggest, or teach this subject matter.

For a proper anticipatory rejection, "the elements must be arranged as required by the claim." In re Bond, 910 F.2d 831 (Fed. Cir. 1990). Here, the Office Action fails to directly address any of this subject matter, instead listing a series of figure and paragraph numbers from Vergnes without any further explanation. No details are provided, so the Office Action fails to comply with the anticipation standard for 35 U.S.C. § 102(e), as described above for the other independent claims.

### Independent Claim 16

Independent claim 16 recites "generating a first input data, wherein the first input data is a selected one of a mask of the given input data and a not mask of the given data, the selection <u>based on the state of the mode signal</u>" (emphasis added). Appellant respectfully submits that Vergnes fails to disclose, suggest, or teach this subject matter.

For a prima facie rejection based upon 35 U.S.C. § 102, "all words in a claim must be considered in judging the patentability of a claim against the prior art." In re Wilson, 424 F.2d 1382 (C.C.P.A. 1970). In this case, Appellant respectfully submits that Office Action fails to consider any of the words in claims 1, 5, 10, and 16, but instead rejects all of these claims in the same way, alleging that they are somehow anticipated by out-of-context excerpts of figure and paragraph numbers from Vergnes.

On page 3, the Office Action alleges that "cited prior art does teach or suggest

Docket No: NL040060US1

the subject matter recited in independent and dependent claims" but fails to actually address that subject matter. Instead, the Office Action yet again refers to (Fig. 4-6 and [0031-0036, 0046-0047, and 0051]), out-of-context figure and paragraph numbers from Vergnes that fail to provide any detail regarded the recited claims. Moreover,

page 3 of the Office Action also refers to the language taken from the Abstract of Vergnes but completely fails to provide any explanation as to why this language should

be applicable to any of the claims.

For the reasons listed above, Appellant respectfully submits that independent claims 1, 5, 10, and 16 are allowable over the references of record.

## 4. Dependent Claim 2

According to MPEP § 2111.01, "the words of the claim must be given their plain meaning unless the plain meaning is inconsistent with the specification." In this case. Appellant respectfully submits that the current Office Action has clearly misinterpreted the words of claim 2. While claim 2 actually recites "a third combinatorial logical circuit" and "a fourth combinatorial logical circuit," page 6 of the Office Action refers to a "first set" and a "second set" of combinatorial logic circuits. Such language simply does not appear in the current version of claim 2.

# Dependent Claim 3

Dependent claim 3 recites "a selection circuit," "a splitter circuit," and "a merger circuit" (emphasis added). Appellant respectfully submits that Vergnes fails to disclose, suggest, or teach this subject matter.

On page 7, the Office Action alleges that Fig. 4 of Vergnes somehow anticipates this subject matter. In response, Fig. 4 discloses neither a selection circuit nor a splitter circuit nor a merger circuit. Further, the Office Action provides no explanation as to why paragraphs [0034-0036] and [0046-0047] in Vergnes are germane to this claim language.

## Dependent Claims 4 and 7

Dependent claims 4 and 7 recite "a <u>timing</u> circuit" (emphasis added). Appellant respectfully submits that Vergnes fails to disclose, suggest, or teach this subject matter.

Pages 7 and 8 of the Office Action are inconsistent with respect to this subject matter. While page 7 alleges that Figs. 4·6 and paragraphs [0046·0048] somehow anticipate claim 4, page 8 relies upon Fig. 5 and paragraphs [0046·0049]. No explanation of this discrepancy appears in the Office Action.

#### Dependent Claims 12 and 13

Dependent claims 12 and 13 recite "a <u>first mask</u> circuit" and "a <u>second mask</u> circuit" (emphasis added). Appellant respectfully submits that Vergnes fails to disclose, suggest, or teach this subject matter.

Pages 8 and 9 of the Office Action completely fail to address this subject matter.

Exactly the same figure and paragraph numbers are cited as for the independent

claims. No explanation appears regarding any interpretation of the disclosure of Vergnes relative to the recited mask circuits.

## 8. Dependent Claim 15

Dependent claim 15 recites "an <u>OR merger</u> circuit" in the context of a selector (emphasis added). Appellant respectfully submits that Vergnes fails to disclose, suggest, or teach this subject matter.

Page 9 of the Office Action also fails to address the subject matter of claim 15.

As for the previous claims, it merely repeats the figure and paragraph numbers cited for the independent claims. There is no analysis of the actual claim language.

### Summary

Also, claims 2.4, 11, 12, and 15 depend from claim 1. Claims 6.8, 13, and 14 depend from claim 5. Thus claims 2.4, 6.8, and 11.15 are also allowable at least due to their respective dependencies from allowable claims. Thus, Appellant respectfully requests withdrawal of all pending rejections under 35 U.S.C. § 103(a).

Application No: 10/587,727 Docket No: NL040060US1

#### CONCLUSION

For at least the reasons discussed above, it is respectfully submitted that the rejections are in error and that claims 1-8 and 10-16 are in condition for allowance. For at least the above reasons, Appellants respectfully request that this Honorable Board reverse the rejections of claims 1-8 and 10-16.

In the event that the fees submitted prove to be insufficient in connection with the filing of this paper, please charge our Deposit Account Number 50-0578 and please credit any excess fees to such Deposit Account. Should there be any remaining issues that could be readily addressed over the telephone; the Examiner is asked to contact the attorney overseeing the application file, Juergen Krause-Polstorff, of NXP Corporation at (408) 474-9062.

> Respectfully submitted, Kramer & Amado, P.C.

Reg. No. 41,541

Date: July 30, 2010

Please direct all correspondence to:

Corporate Patent Counsel NXP Intellectual Property & Standards 1109 McKay Drive; Mail Stop SJ41 San Jose, CA 95131

CUSTOMER NO.: 65913

#### VIII. CLAIMS APPENDIX

3

6

8

10

11

13

14

15

16

17

#### CLAIMS INVOLVED IN THE APPEAL:

(Rejected) An electronic circuit for cryptographic processing, comprising:

a first combinatorial logical circuit, having an input, arranged to perform a first set of logical operations on an input data at the input and to produce a corresponding

first output data, the first output data having a first functional relation to the input

5 data for said input data within a given range, and

a second combinatorial logical circuit, having an input, arranged to perform a second set of logical operations on an input data at said input and to produce a corresponding second output data, the second output data having a second functional relation to the input data, said second functional relation identical to said first functional relation for said input data within said given range.

wherein the first set of logical operations is different from the second set of logical operations, and

a selector for receiving a given input data and dynamically selecting from among the first combinatorial logical circuit for performing the first set of logical operations on the given input data and the second combinatorial logical circuit for performing the second set of logical operations on the given input data and producing output data, and

selected one of the first and second combinatorial logical circuits and outputting a selected first cryptographic processing output, the selected first cryptographic processing output being the output of the selected one of the first and second combinatorial logical circuits.

21

7

8

12

13

14

15

19

20

(Rejected) The electronic circuit of claim 1, further comprising:

a third combinatorial logical circuit, having an input, arranged to perform a
third set of logical operations on an input data at said input and to produce a
corresponding third output data, the third output data having a third given functional
relation to said input data for input data within a given range, and

a fourth combinatorial logical circuit, having an input, arranged to perform a fourth set of logical operations on an input data at said input and to produce a corresponding fourth output data, the fourth output data having a fourth functional relation to said input data identical to said given third functional relation,

wherein the third set of logical operations is different from the fourth set of logical operations, and

a selector for receiving said selected first cryptographic processing output data and dynamically selecting from among the third combinatorial logical circuit and the fourth combinatorial logical circuit for performing logical operations on the selected first cryptographic processing output data and producing a second output cryptographic

16 processing data, and

wherein said selecting includes inputting the selected first cryptographic processing output data to the input of the selected one of the third and fourth combinatorial logical circuits.

19

18

3. (Rejected) The electronic circuit of claim 1, wherein the selector comprises:

a selection circuit for generating a selecting signal to select one combinatorial logical circuit from among the first and second combinatorial logical circuits.

logical circuit from among the first and second combinatorial logical circuits,

a splitter circuit for inputting the given input data to one of the first and second combinatorial logical circuits, depending on the selecting signal,

a merger circuit for outputting data from one of the first and second combinatorial logical circuits, depending on the selecting signal.

1

6

4. (Rejected) The electronic circuit of claim 3, further comprising:

a timing circuit to determine the points in time at which the selection circuit

generates the selecting signal to select one of the first and second combinatorial logical

combinatorial logical circuits.

1

2

5. (Rejected) An electronic circuit for cryptographic processing, comprising:

a combinatorial logical circuit to perform logical operations on input data and to

- 3 produce an output data.
- a storage circuit for storing the output data produced by the combinatorial logical
- 5 circuit,
- 6 wherein the storage circuit comprises
- 7 a first encoding means for encoding the output data into a first encoded output
- s data.
- 9 a storage element for retrievably storing the first encoded output data,
- a corresponding first decoding means, arranged for decoding the first encoded
- output data into said output data after retrieving the first encoded output data from
- 12 the storage element, and
- $\begin{tabular}{ll} wherein the electronic circuit is arranged to dynamically control the activation of \\ \end{tabular}$
- 14 the first encoding means and the corresponding first decoding means.
- $_{1}$  6. (Rejected) The electronic circuit of claim 5, wherein the storage circuit further
- 2 comprises:

1

- a second encoding means for encoding the output data into a second encoded
- 4 output data for storing in the storage element,
- a corresponding second decoding means, arranged for decoding the second
- encoded output data into said output data after retrieving the second encoded output
- data from the storage element.

s wherein the encoding of the first output data is different from the encoding of the
second output data, and

wherein the electronic circuit is further arranged to generate a selecting signal to dynamically select from among the first encoding means and its corresponding first decoding means and the second encoding means and its corresponding second decoding means, for encoding and decoding of the output data.

7. (Rejected) The electronic circuit of claim 6, further comprising:

a timing circuit to determine the points in time at which the electronic circuit
selects one from among the first and second encoding means and corresponding first
and second decoding means.

.

10

12

13

3

5

8. (Rejected) The electronic circuit of claim 6, wherein the combinatorial logical circuit comprises:

a first combinatorial logical circuit, having an input, arranged to perform a first set of logical operations on input data at the input and to produce a corresponding first cryptographic output data, the first cryptographic output data having a given first functional relation to the input data for said input data within a given range, and

a second combinatorial logical circuit, having an input, arranged to perform a second set of logical operations on input data at said input and to produce a

corresponding second cryptographic output data, the second cryptographic output data
having a functional relation to the input data identical to the given first functional
relation for said input data within said given range,

wherein the first set of logical operations is different from the second set of logical operations, and

a selector for receiving an input data and dynamically selecting from among the first combinatorial logical circuit and the second combinatorial logical circuit for performing logical operations on the given input data and producing output data, and wherein the selecting includes inputting the input data to the input of the selected one of the first and second combinatorial logical circuits and outputting a selected output, the selected output being the output of the selected one of the first and

9. (Canceled).

second combinatorial logical circuits.

12

13

14 15

16

18

19

20

- 1 10. (Rejected) A method of processing cryptographic data, comprising:
- storing the output data in a storage element, wherein the storing comprises:

  encoding the output data into an encoded output data.

storing the encoded output data in the storage element, 6 retrieving the encoded output data from the storage element. decoding the encoded output data retrieved from the storage element, and dynamically controlling the encoding of the output data into an encoded output data and the corresponding decoding of the encoded output data retrieved 10 from the storage element. 11 11. (Rejected) A cryptographic device comprising an electronic circuit according to claim 1. 2 1 12. (Rejected) The electronic circuit of claim 1, wherein the selector includes: 1 a first mask circuit for selectively masking and not masking, based on the signal. 2 the given input data for input to the first combinatorial logical circuit, and 3 a second mask circuit for selectively masking and not masking, based on the 4 5 signal, the given input data for input to the second combinatorial logical circuit. 1 13. (Rejected) The electronic circuit of claim 8, wherein the selector includes: 1 a first mask circuit to selectively mask and not mask, based on the signal, the 2 3 given input data and to input the selected masked and not masked given input data to the first combinatorial logical circuit, and

a second mask circuit to selectively mask and not mask, based on the signal, to
input the selected masked and not masked given input data to the second combinatorial
logical circuit.

14. (Rejected) The electronic circuit of claim 13,

5

6

7

1

2

5

2

wherein the first mask circuit includes an AND mask configured to mask and to

not mask the given input data by inputting to the first combinatorial logical circuit a

selection between all zeros and the given input data, respectively and

wherein the second mask circuit includes an AND mask configured to mask and to not mask the given input data by inputting to the second combinatorial logical circuit a selection between all zeros and the given input data, respectively.

15. (Rejected) The electronic circuit of claim 1, wherein the selector includes an OR merger circuit to receive the output of the first combinatorial logical circuit and to receive the output of the second combinatorial logic circuit, and to output, as the selected output, a logical OR of the output of the first combinatorial logical circuit and the output of the second combinatorial logic circuit.

16. (Rejected) A method of processing cryptographic data, comprising:

generating a mode signal having one of a given plurality of states;

output, said generating including: generating a first input data, wherein the first input data is a selected one 5 of a mask of the given input data and a not mask of the given data, the selection based on the state of the mode signal; 7 generating a second input data, wherein the second input data is the other of the mask of the given input data and the not mask of the given data. 9 10 performing a first set of logical operations on the first input data to generate a first output data, the first set of logical operations embodying a given input-output function, 12 performing a second set of logical operations on the second input data to 13 generate a second output data, the second set of logical operations being 14 different than the first set of logical operations and the second set of logical 15

receiving a given input data and generating a cryptographic processed data

repeating said generating a mode signal to have a different one of the given plurality of states; and

operations embodying the same given input-output function, and

merging the first output data and the second output data to generate the

repeating said receiving a given input data and generating a cryptographic processed data output.

1

16 17

18

cryptographic data output;

3

1 (Objected) The electronic circuit of claim 1.

6

9

10

11

12

13

14

15

16

17

2

wherein the first combinatorial logical circuit comprises a first configuration of 2 logical gates receiving a given power supply current, having an input, arranged to 3 receive an input data A at said input and generate a cryptographic output data = f(A), f4 being a given function, by performing (A) as a first set of logical operations on said first 5 configuration of logical gates.

7 wherein said first configuration and said first set of logical operations are configured to generate a first power consumption profile when performing f(A), and 8

wherein the first combinatorial logical circuit comprises a second configuration of logical gates receiving a given power supply current, having an input, arranged to receive an input data A at said input and generate a cryptographic output data = g(A), g being a given function, wherein g(A) = f(A) for all A in a given range of A, by performing g(A) as a second set of logical operations on said second configuration of logical gates, and

wherein said second configuration and said second set of logical operations are configured to generate a second power consumption profile when performing g(A) different from the first power consumption profile in performing f(A).

(Objected) The electronic circuit of claim 17.

wherein the selector is configured for receiving a given input data A and

3 dynamically selecting from among the first combinatorial logical circuit for performing

said AA) = the cryptographic output data and the second combinatorial logical circuit

5 for performing said g(A) = the cryptographic output data and producing a selected

cryptographic output data as a selected on of either of I(A) and g(A), based said dynamic

7 selecting.

19. (Objected) The electronic circuit of claim 1,

wherein the first combinatorial logical circuit comprises a first configuration of

AND, OR and NOT logical gates receiving a given power supply current, having an

4 input, arranged to receive an input data A at said input and generate a cryptographic

output data = f(A), f being a given function, by performing f(A) as a first set of logical

6 AND, OR and NOT operations on said first configuration of AND, OR and NOT logical

7 gates, and

9

10

11

13

14

8 wherein the second combinatorial logical circuit comprises a second configuration

of AND, OR and NOT logical gates receiving a given power supply current, having an

input, arranged to receive an input data A at said input and generate a cryptographic

output data = g(A), g being a given function, wherein g(A) = f(A) for all A in a given

range of A, by performing g(A)as a second set of logical AND, OR and NOT operations

on said second configuration of AND, OR and NOT logical gates, and

wherein said second configuration and said second set of logical AND, OR and

5 NOT operations are different from said first configuration and said first set of logical

16 AND, OR and NOT operations.

(Objected) The electronic circuit of claim 19.

wherein the selector is configured to receive the given input data A and

3 dynamically select from among the first combinatorial logical circuit for performing

4 said f(A) = the cryptographic output data and the second combinatorial logical circuit

for performing said g(A) = the cryptographic output data and to produce a selected

cryptographic output data as a selected one of f(A) and g(A), based on said dynamic

7 selecting.

1

5

3

21. (Objected) The electronic circuit of claim 20,

wherein the first combinatorial logical circuit comprises a first configuration of

AND, OR and NOT logical gates receiving a given power supply current, having an

input, arranged to receive an input data A at said input and generate a cryptographic

output data = f(A), fbeing a given function, by performing f(A) as a first set of logical

6 AND, OR and NOT operations on said first configuration of AND, OR and NOT logical

gates, wherein said first configuration and said first set of logical AND, OR and NOT

operations are configured to generate a first power consumption profile when

9 performing f(A),

and

10

12

13

14

15

16

18

19

20

21

22

23

24

2

3

wherein the second combinatorial logical circuit comprises a second combinatorial logical circuit comprising a second configuration of AND, OR and NOT logical gates receiving a given power supply current, having an input, arranged to receive an input data A at said input and generate a cryptographic output data = g(A), g being a given function, wherein g(A) = f(A) for all A in a given range of A, by performing g(A) as a second set of logical AND, OR and NOT operations on said second configuration of AND, OR and NOT logical gates, and

wherein said second configuration and said second set of logical AND, OR and NOT operations are different from said first configuration and said first set of logical AND, OR and NOT operations and wherein said second configuration and said second set of logical AND, OR and NOT operations are configured to generate a second power consumption profile when performing g(A) and, wherein, for a given A, the first power consumption profile in performing f(A) is different from the second power consumption profile in performing g(A).

22. (Objected) The electronic circuit of claim 2,

wherein the first combinatorial logical circuit comprises a first configuration of AND, OR and NOT logical gates receiving a given power supply current, having an input, arranged to receive an input data A at said input and generate a cryptographic output data = #A), Theing a given function, by performing f(A)as a first set of logical

AND, OR and NOT operations on said first configuration of AND, OR and NOT logical

gates, wherein said first configuration and said first set of logical AND, OR and NOT

operations are configured to generate a first power consumption profile when

performing f(A),

10

12

13

14

15

16

17

18

19

wherein the second combinatorial logical circuit comprises a second combinatorial logical circuit comprising a second configuration of AND, OR and NOT logical gates receiving a given power supply current, having an input, arranged to receive an input data A at said input and generate a cryptographic output data = g(A), g being a given function, wherein g(A) = f(A) for all A in a given range of A, by performing g(A) as a second set of logical AND, OR and NOT operations on said second configuration of AND, OR and NOT logical gates, and

wherein said second configuration and said second set of logical AND, OR and NOT operations are different from said first configuration and said first set of logical AND, OR and NOT operations,

wherein said second configuration and said second set of logical AND, OR and
NOT operations are configured to generate a second power consumption profile when
performing g(A) and, wherein, for a given A, the first power consumption profile in
performing f(A) is different from the second power consumption profile in performing g(A),

wherein the third combinatorial logical circuit comprises a third configuration of 25 AND. OR and NOT logical gates receiving a given power supply current, having an 26 input, arranged to receive an input data Bat said input and generate a cryptographic 27 output data = fI(B). fI being a given function, by performing fI (B) as a third set of 28 logical AND, OR and NOT operations on said third configuration of AND, OR and NOT 29 logical gates. 30

wherein said third configuration and said third set of logical AND, OR and NOT operations are configured to generate a third power consumption profile when performing f1(A), and

32

33

42

43

34 a fourth combinatorial logical circuit comprising a fourth configuration of AND. OR and NOT logical gates receiving a given power supply current, having an input, 35 arranged to receive an input data Bat said input and generate a cryptographic output 36 data. 37

38 wherein said cryptographic output data = g1(B), g1 being a given function, wherein gI(B) = fI(B) for all B in a given range of B, by performing gI(B) as a fourth set 39 40 of logical AND, OR and NOT operations on said fourth configuration of AND, OR and NOT logical gates, 41

wherein said fourth configuration and said fourth set of logical AND, OR and NOT operations are different from said third configuration and said third set of logical AND, OR and NOT operations. 44

wherein said fourth configuration and said fourth set of logical AND, OR and NOT operations are configured to generate a fourth power consumption profile when performing gI(B) and,

wherein, for a given B, the third power consumption profile in performing fI(B) is
different from the fourth power consumption profile in performing gI(B).

1

## IX. EVIDENCE APPENDIX

A copy of the following evidence 1) entered by the Examiner, including a statement setting forth where in the record the evidence was entered by the Examiner, 2) relied upon by the Appellant in the appeal, and/or 3) relied upon by the Examiner as to the grounds of rejection to be reviewed on appeal, is attached:

NONE

## X. RELATED PROCEEDINGS APPENDIX

Copies of relevant decisions in prior or pending appeals, interferences or judicial proceedings, known to Appellant, Appellant's representative, or the Assignee, that may be related to, or which will directly affect or be directly affected by or have a bearing upon the Board's decision in the pending appeal are attached:

NONE